Co-silicided, strained boron-doped Si 1Ϫx Ge x p ϩ /n junction with different Ge mole fractions deposited by ultrahigh vacuum chemical molecular epitaxy ͑UHVCME͒, suitable for raised source/drain metal oxide semiconductor field effect transistor applications, is studied. The electrical and compositional characteristics are presented. By using a Co/Si-cap/graded Si 1Ϫx Ge x structure, optimum forward and reverse diode characteristics with a near perfect forward ideality factor ͑i.e., Ͻ1.01͒ can be obtained for the p ϩ -n junction. The low area leakage current extracted from Si-capped samples confirms that serious lattice misfit problems during silicidation, typical of Co/pure Si 1Ϫx Ge x samples, is largely eliminated by Si capping. In addition, the specific contact resistance is found to decrease as Ge mole fraction increases, and would be even lower if Si capping is used for silicidation. Finally, the composition of Co/Si 1Ϫx Ge x and Co/Si-cap/Si 1Ϫx Ge x interfacial reaction is studied by high-resolution X-ray spectra. Our results show that even after a second anneal at 850°C, very little lattice distortion is discovered. Five harmonic peaks still remain even after a second anneal at 850°C. Transmission electron micrograph also exhibits good uniformity and interface quality.
The heterojunction bipolar transistor ͑HBT͒ with Si 1Ϫx Ge x base has been extensively studied due to its potential advantage of overcoming the conflicting requirements between base resistance and transit time, a limitation which has plagued the conventional homojunction bipolar transistors. [1] [2] [3] The silicided SiGe layer has also been proposed for fabricating a raised source/drain region of metal-oxidesemiconductor ͑MOS͒ field-effect transistor, as well as for optical device applications. 4, 5 By adding Ge to the strained Si 1Ϫx Ge x layer, the cutoff wavelength can be extended. 6 Concurrently, with the recent surge in research interest of sub-0.1 m complementary MOS ͑CMOS͒ technologies, the formation of shallow p ϩ source/drain ͑S/D͒ junction with low contact resistivity has received particular research attention. One of the most effective ways to form a shallow p ϩ S/D junction is to use selective epitaxy growth ͑SEG͒ for Si 1Ϫx Ge x on the exposed S/D active area. [7] [8] [9] [10] This results in a selfaligned raised S/D structure which is beneficial in reducing the effective junction depth and contact resistivity.
Significant efforts have thus been made to understand the phase formations and properties of metal/Si 1Ϫx Ge x reactions. [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] Among the potential metal silicides, CoSi 2 is particularly attractive for its low resistivity, cubic crystal structure, relatively small lattice mismatch with Si, and its compatibility with self-aligned silicide ͑SALI-CIDE͒ scheme. In the past few years, the reaction of the Co/ strained-Si 1Ϫx Ge x /Si system has been actively studied. 16, 17, [20] [21] [22] [23] The compound formation after thermal treatment and the stability of the strained Si 1Ϫx Ge x layer during silicide formation were investigated. For high-speed device applications, Si 1Ϫx Ge x layer is usually heavily doped. The effects of the high dopant concentration on the Co silicidation process with Si or Si 1Ϫx Ge x , and the redistribution of dopants during silicidation were studied. 22, 24, 25 A significant accumulation of Ge between the unreacted SiGe and the silicided region was observed on the boron-doped Si 0.8 Ge 0.2 samples, suggesting that the redistributions of B and Ge occur.
Since undesirable SiGe precipitants and the resultant dislocations occurred for direct reaction between Co and Si 1Ϫx Ge x , Co silicidation by using Si as sacrificial layer on top of Si 1Ϫx Ge x film have been studied to achieve better metal silicide/Si 1Ϫx Ge x interface. 26, 27 However, a detailed study of Ge ratio on electrical and compositional characteristics of Co/Si-cap/SiGe SEG p ϩ /n diode were not available in the literature.
The present paper examines the electrical and compositional properties of Co-silicided SEG Si 1Ϫx Ge x /Si p ϩ -n heterojunction diodes by using ultrahigh vacuum chemical molecular epitaxy ͑UH-VCME͒ deposited Si 1Ϫx Ge x layer with different Ge mole fractions ͑i.e., ϭx͒. The diodes were fabricated on silicon wafers containing oxide patterns. In addition to being a low temperature process, UH-VCME is also known to be advantageous in minimizing the impurity contamination due to its low base pressure. This study thus paves the way for future device applications of Si 1Ϫx Ge x heterojunction bipolar transistor and advanced MOS transistors using a raised silicided Si 1Ϫx Ge x source/drain.
Experimental n-Type 6 in. silicon ͑100͒ wafers of 10-15 ⍀ cm were used as the starting substrates. The exposed active regions were first defined by patterning and etching a 300 nm isolation oxide. Then, following a standard RCA clean and a 1:50 HF:H 2 O dip, 100 nm boron-doped Si 1Ϫx Ge x ͑x ϭ 0, 0.09, 0.14, and 0.2͒ layers, with or without a Si-capping layer, were selectively deposited using an UHVCME system. 28 Briefly, the growth chamber was pumped with a 1000 L/s turbomolecular pump to a base pressure of 2 ϫ 10 Ϫ10 Torr. Next, wafers were heated to the final deposition temperature of 550°C at a ramp rate of ϳ150°C/min. For growing boron-doped Si 1Ϫx Ge x layer, pure Si 2 H 6 , GeH 4 , and B 2 H 6 were introduced into the growth chamber. For graded Si 1Ϫx Ge x ͑for instance, Si 0.86 Ge 0.14 ͒ structure, a 5 nm Si 1Ϫx Ge x film with lower Ge mole fraction ͑i.e., x ϭ 0.03, 0.06, 0.09, 0.11͒ was grown before depositing the main Si 1Ϫx Ge x (x ϭ 0.14) layer. After a 900°C, 30 s activation anneal, wafers were loaded into a sputter deposition chamber for a 10 nm Co deposition. Next, a 30 nm thick TiN capping layer was deposited on top of the Co film to prevent metal oxidation and improve uniformity. 29, 30 The Co/Si 1Ϫx Ge x reaction was performed in a rapid thermal annealing ͑RTA͒ system equipped with high intensity halogen tungsten lamps. The RTA treatment was carried out in nitrogen ambient for 30 s at 450°C. After selectively removing the unreacted species by wet etching in 4H 2 SO 4 :1H 2 O 2 ͑30%͒ solution for 5 min, a second RTA was executed at 800°C for 30 s.
At this stage, some samples from each split were removed for structural, compositional, and planar sheet resistance measurements. The planar sheet resistance was measured by a conventional fourpoint probe system. While the structural and compositional properties of the reacted thin films were carefully examined by X-ray diffractometry ͑XRD͒, high resolution X-ray diffraction with high z E-mail: cyc@cc.nctu.edu.tw energy X-ray beams, Auger electron spectroscopy ͑AES͒, and secondary ion mass spectroscopy ͑SIMS͒. The high resolution asymmetric -2 X-ray diffraction measurements consist of a Huber Cu target source with a Si͑111͒ crystal monochromator and a Ragaku scintillation NaI detector to detect the diffracted beams. The test sample was mounted in air at the center of the five-circle diffractometer axes. SIMS measurements were performed in a Cameca IMS5f apparatus. Finally, the morphologies of interfaces were analyzed using cross-sectional transmission electron microscopy ͑XTEM͒.
The rest of the wafers continued to receive a back-end passivation oxide. After contact opening, a TiN/Al-4%Cu/TiN/Ti four-layer metal was sputtered and patterned to form the metal interconnect. The electrical characteristics were measured by a HP4145B semiconductor parameter analyzer. The sheet resistance was also extracted using both the transfer length method ͑TLM͒ and crossbridge resistor structure. While the contact resistance was measured by both TLM and Kelvin cross structures.
Results and Discussion
Electrical characteristics.- Figure 1 shows the forward and reverse current-voltage ͑I-V͒ characteristics of Co-silicided Si 0.86 Ge 0.14 diodes with different structures ͑i.e., with or without Si cap, conventional or graded Si 0.86 Ge 0.14 structure͒. The Si 0.86 Ge 0.14 layer thickness is 100 nm for all samples. It can be seen that the reverse leakage current (I OFF ) decreases significantly with the use of a 35 nm Si-cap structure. Moreover, I OFF could be reduced even further with Si cap/graded SiGe structure. This is confirmed again on the leakage current measured at Ϫ5 V as a function of diode position on a wafer, as shown in Fig. 2 . The depth of all the junctions were all deeper than 45 nm based on SIMS analyses, as the depth was defined when B equals 2 ϫ 10 17 cm Ϫ3 . 31, 32 A large I OFF for the pure Si 0.86 Ge 0.14 diode is believed to be due to the large misfit dislocations caused by Co/Si 1Ϫx Ge x ternary phase reaction. This is further confirmed by extracting the area component of the leakage current, J A , by calculating diodes with different areas and peripheries. The resultant J A as a function of Ge mole fraction for various diode structures is shown in Fig. 3 . It can be seen that diodes without Si-cap layer exhibit the highest area leakage current, and the area leakage current increases dramatically with Ge mole fraction. In contrast, the graded structure with Si-cap depicts the lowest area leakage current. Moreover, the area leakage current dependence on the Ge mole fraction is significantly reduced. Because the area leakage current represents the degree of defects and dislocations extended to the junction interface, the above results confirm that the large I OFF for the pure Si 0.86 Ge 0.14 diode is indeed caused by large misfit dislocations of Co/Si 1Ϫx Ge x . A graded structure could further alleviate the defect problem during epitaxial process, especially for samples with large Ge ratio.
For forward bias condition, as also shown in Fig. 1 , the Si cap/ graded Si 0.86 Ge 0.14 diode depicts the highest forward current among all splits, especially at a high current level. This is consistent with a lower contact resistance as a result of smaller dislocation density due to reduced Si 1Ϫx Ge x lattice stress. The forward ideality factor vs. Ge composition for Co-silicided Si 0.86 Ge 0.14 diodes with different structures is plotted in Fig. 4 . As Ge composition increases, the ideality factor in general increases due to worsened junction quality caused by larger misfit dislocations associated with increased amount of Ge atoms. With the addition of a Si-capped layer for Co silicidation ͑i.e., 35 nm Si layer for 10 nm Co film͒, the underlying SiGe layer could remain intact. So the ideality factor is determined mainly by the quality of SiGe epitaxy. Furthermore, with the graded Si 1Ϫx Ge x structure, the mean and deviation of ideality factor could be further improved, because of better lattice quality. An ideality factor of less than 1.005 can be achieved under such a condition.
The mean and deviation of sheet resistance ( S ) measured by cross-bridge resistors of each sample as a function of Ge mole fraction are plotted in Fig. 5 . It can be seen that for diodes without a Si cap, sheet resistance increases sharply with increasing Ge mole fraction, due to incomplete transformation to CoSi 2 during the second RTA anneal at 800°C. This is contrary to previous reports that lowresistivity CoSi 2 is formed at 800°C for a plane Co/Si 0.86 Ge 0.14 reaction. 22 It could be that the reaction of Si 1Ϫx Ge x silicidation at small or narrow area ͑e.g., 10 ϫ 500 m in this study͒ is blocked by the Si-Ge-Co ternary phase. In order to complete the transformation to CoSi 2 , the second RTA temperature has to be increased to 900°C for non-Si-capped Si 0.86 Ge 0.14 diodes. On the contrary, successful CoSi 2 transformation is evidently achieved for Si-capped samples with 800°C anneal, irrespective of the Ge mole fraction. This is evidenced by the low sheet resistance value of 6.7 ⍀/ᮀ obtained. From these results, it is essential that Ge atoms be prevented from incorporating into the silicide reaction, as Ge would cause precipitation and retard the reaction.
Measurement of specific contact resistance (R C ) was performed using cross-bridge Kelvin resistors. The results are summarized in Fig. 6 . Theoretically, the barrier height ( BP ) formed at a metal/ semiconductor interface is known to be a critical factor in determining the contact resistivity ( C ). The work function difference between p ϩ Si 1Ϫx Ge x and p ϩ Si, due to their energy bandgap difference, results in a lower Schottky barrier height ͑SBH͒ for metal/p ϩ Si 1Ϫx Ge x junction, compared to that of metal/p ϩ Si junction. 33 For pseudomorphic p-Si 0.86 Ge 0.14 layer, the SBH is expected to be lower than that of metal/p ϩ Si by 0.07 eV, thus effectively reducing the specific contact resistivity ( C ). From Fig. 6 , the contact resistance indeed decreases as Ge relative ratio changes from 0.09 to 0.2, as predicted. A minimum C value of 3.38 ϫ 10 Ϫ2 ⍀ cm 2 is observed for the Si 0.8 Ge 0.2 sample. Furthermore, by employing graded structure, the distribution of both sheet resistance and contact resistance would become more uniform with smaller deviation.
Comparison between Co/Si 1Ϫx Ge x and Co/Si-cap/Si 1Ϫx Ge x reaction.- Figure 7 shows the dependence of planar sheet resistance, measured by four-point probe, on the RTA temperature for samples with Co͑10 nm͒/Si 1Ϫx Ge x (100 nm), and Co͑10 nm͒/ Si-cap(30 nm͒/Si 1Ϫx Ge x (50 nm) structures. The conventional Co/ pure-Si samples were also measured for comparison. The Co͑10 nm͒/Si-cap ͑30 nm͒/SiGe ͑50 nm͒ samples behave similarly to pure Co/Si samples. Specifically, at lower RTA temperature ͑i.e., 500°C͒, while Co/Si 1Ϫx Ge x samples exhibit a lower value due to CoGe phase formation with lower resistivity, both Co͑10 nm͒/Si-cap ͑30 nm͒/SiGe ͑50 nm͒ and pure Co/Si samples exhibit a much higher sheet resistance. However, at intermediate temperatures ͑i.e., 600 and 700°C͒, CoSi 2 phase has already been formed for Co/pure-Si and Co/Si-cap(30 nm͒/Si 1Ϫx Ge x samples, as is confirmed from the X-ray diffraction spectra, so the sheet resistance value reduces sharply to a very low value. With a Si-cap layer, the Co/Si-cap/ Si 1Ϫx Ge x sample is immune to the problem caused by SiGe segregation to the Co/Si 1Ϫx Ge x reaction interface that blocks CoSi 2 silicidation. 22 Finally, the sheet resistance of all samples is reduced to less than 15 ⍀/ᮀ after annealing at 800 and 900°C, indicating that CoSi has been converted to the CoSi 2 phase eventually for all samples.
The phase formation sequence during Co reaction with Si-cap/Si 1Ϫx Ge x and the crystallographic orientation of silicide were monitored by symmetric X-ray diffraction in the -2 geometry. Figure 8 shows the undoped Co/Si-cap/Si 0.91 Ge 0.09 XRD spectra with the first anneal at 450°C and the second anneal at either 700 or 850°C. We can see that with 450°C RTA, the predominant phase is CoSi͑110͒ and ͑111͒, because Co 2 Si phase is removed during the selective wet etching of TiN/Co film. After the second annealing at 700°C, disilicide phases can be identified already. At 850°C, the intensity of each CoSi 2 phase becomes even stronger. In addition, the ͑400͒ orientation of the disilicide phase is very pronounced at 850°C, compared to other diffraction peaks in XRD spectra. This indicates that the main crystal orientation of CoSi 2 ͑400͒ is the same as that of the Si 1Ϫx Ge x epitaxy and Si substrate. Figure 9a and b shows the AES depth profiles for Co/Si-cap/Si 0.86 Ge 0.09 layers after annealing at 450°C and another annealing at 850°C for 30 s, respectively. Figure 9a exhibits a uniform layer of Co, Si and Ge on top of Si 1Ϫx Ge x layer for samples which have undergone RTA at 450°C for 30 s, indicating a CoSi phase formation. After the second anneal at 850°C for 30 s, the Co/Si-cap/Si 1Ϫx Ge x sample was fully converted to the CoSi 2 phase, as shown in Fig. 9b . The amount of Co atoms in the silicided region decreases, as compared with the sample annealed at 450°C only. In addition, Co atoms distributed over the Si cap region uniformly. No accumulation phenomenon was observed for Si or Ge atoms in Co silicide or Si 1Ϫx Ge x layer. On the other hand, Ge accumulation was observed in the middle of the reacted Co/Si 1Ϫx Ge x layer for the Co/pure Si 1Ϫx Ge x reaction at 700 and 900°C. 22 Certain Ge accumulation is expected to be the Ge-rich Si 1 Ϫ z Ge z precipitants (z Ͼ x) agglomerating around silicide grain boundaries. 22 SIMS depth profiles for Co/Si-cap/boron-doped Si 0.86 Ge 0.14 samples after first anneal at 450°C and second anneal at 850°C are shown in Fig. 10a and b, respectively. For the sample with 450°C-only RTA annealing ͑Fig. 10a͒, a surface accumulation of boron is found. Additionally, a peak of about 2 ϫ 10 18 cm Ϫ3 boron atoms is accumulated at the upper Co/Si 1Ϫx Ge x reaction region for sample which received a second anneal at 850°C, as shown in Fig. 10b . The reason for boron pileup may be the low solubility of boron in crystalline Co silicides (ϳ5 ϫ 10 19 cm Ϫ3 ͒. Thus boron atoms could be pushed out from the Co/Si 1Ϫx Ge x or Co/Si silicide region and nucleate at the upper grain boundary region. Figure 11 demonstrates the high-resolution XRD ͑400͒ asymmetric -2 spectra of Co/Si-cap/Si 0.8 Ge 0.2 layer after first annealing at 450°C, and after a second annealing at 700 and 850°C, respectively. The reaction of Co with Si 1Ϫx Ge x layer would cause some changes in Si 1Ϫx Ge x structure quality such as lattice mismatch. The resultant lattice relaxation of the underlying Si 1Ϫx Ge x layer would cause some shift of the Si 1Ϫx Ge x (400) peak in the XRD spectra toward the Si͑400͒ peak, and at the same time, would broaden the bandwidth of the SiGe͑400͒ peak. Besides, the harmonic peaks may vanish at the same time. However, as could be seen in Fig. 11 , no specific movement for SiGe͑400͒ was discovered, irrespective of the annealing temperature. Five harmonic peaks still remain even after a second anneal at 850°C. However, remarkable differences in harmonic peaks could be found after samples were annealed at various temperature stages. The reason should be the total consumption of the Si cap layer, which could be proved by TEM micrographs. The reaction front of the silicidation process touches the strained SiGe layer, and defect problems will occur. The longer the reaction with the strained SiGe layers the higher the relaxation level, due to generation of dislocations. Similar results are also obtained for Co/Si-cap/Si 0.91 Ge 0.09 and Co/Si-cap/Si 0.86 Ge 0.14 samples ͑data not shown͒.
The cross-sectional view of Co/Si-cap/Si 0.8 Ge 0.2 interface which received a first anneal at 450°C and a second anneal at 800°C is shown in Fig. 12 . A smooth CoSi 2 surface layer with an almost intact Si 0.86 Ge 0.14 underlayer could be found. The size of CoSi grains is nearly identical to that shown in Fig. 12 . No dislocation line or any nucleation could be found around silicide grain boundaries. Nevertheless, in order to achieve low specific contact resistivity, the Si-cap layer must be totally consumed to make good Co silicide/ Si 0.86 Ge 0.14 contact directly. By carefully examining Fig. 12 , Si sacrificial layer does not seem to be completely reacted in some region, and this would cause some fluctuations in the measured R C . Figure 13 is the TEM photograph of the Co/Si 0.86 Ge 0.14 sample after 700°C RTA annealing. From XRD analysis, both CoSi and CoSi 2 phases can be found at this temperature, represented by the large grains in the upper region with a rough crystal distribution. The underlying Si 0.86 Ge 0.14 layer is not totally consumed and is displayed as a line region in the TEM picture. Severe dislocations can be found to extend into the Si substrate, as is clearly shown in Fig.  13 . Furthermore, some small decorations around the silicide grain boundaries are also found. It has been reported that these decorations are Ge-rich Si 1Ϫz Ge z (z Ͼ x) alloys. 25, 34 The Si 1Ϫx Ge x layer had been damaged and silicidation would also destroy the Si substrate quality. 
